


General Description

LSS10025T is a small 14pin QFN packaged customized ASIC with configurable parameters. It support Timing control, UV/OV/OCP functions .

Features

- Ultra-low power consumption.
- Pb - Free and RoHS Compliant and Halogen - Free
- STQFN - 14 Package

Pin Configuration



**1.6mm x 2.0mm 14 Pin STQFN
Top View**

Ordering Information

Part Number	Package Type
LSS10025T	14-pin QFN, 3k units Tape and Reel

Program Code Version Information

Date	Datasheet Version	Programming Code Version	Lock Status	Checksum	Part Code	Code Version
2023-12-21	.01	001	L	0xF5690FA2	C27	A

Datasheet Revision History

Date	Version	Change
2023-12-21	0.1	Initial version, new design for LS98102 chip

Reference Schematic




Figure 1. Typical application diagram

Note:

1. Voltage on any pin must be within GND to VDD.
2. ESD protection must be considered on all Pins which connected to external interface.

Pin name

Pin	Pin name	TYPE	Function
1	VDD	Power	Power supply.2.3V-5.5V, power supply voltage shall not be less than 2.5V
2	NC	NC	NC
3	EN	Logic Input with Schmitt Trigger	Power up and down control signal
4	OCP_OUT	1× open-drain digital output	Overcurrent detection, digital output signal
5	ENA	1× push-pull Digital output	Delay signal A
6	ENB	1× push-pull Digital output	Delay signal B
7	ENC	1× push-pull Digital output	Delay signal C
8	GND	Power	Ground of power supply
9	OCP_DET	Analog signal IO input	Overcurrent detection input
10	OTP_DET	Analog signal IO input	Over temperature detection input
11	OVP_DET	Analog signal IO input	Overvoltage detection input
12	UVP_DET	Analog signal IO input	Undervoltage detection input
13	OTP_OUT	2× open-drain digital output	Over temperature detection output
14	OV/UV_OUT	2× open-drain digital output	Overvoltage and undervoltage detection output

Absolute Maximum Conditions

Parameter	Min.	Max.	Unit
Supply Voltage on VDD to GND	-0.3	7	V
Maximum Voltage Input to Pins	-0.3	7	V
VDD to GND Maximum DC Current	--	90	mA
Input Leakage Current	--	1000	nA
Storage Temperature Range	-65	150	°C
Junction Temperature	--	150	°C
ESD Protection (HBM)	2000	--	V
ESD Protection (CDM)	500	--	V
Moisture Sensitivity Level (MSL)	1		

Customize Electrical Characteristics

VDD = 3.3V±10%, Temp=25°C

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
I _Q	Quiescent Current	Static inputs and floating outputs	--	30	--	μA
T _{DLY}	Power up and down delay output time	At temperature 25°C	--	10	--	ms
V _{OCP}	Protection threshold	25°C@VDD=3.3V	--	2.5	--	V
	Recovery threshold	25°C@VDD=3.3V	--	1.25	--	V
V _{OTP}	Protection threshold	25°C@VDD=3.3V	--	2.5	--	V
	Recovery threshold	25°C@VDD=3.3V	--	1.25	--	V
V _{OVF}	Protection threshold	25°C@VDD=3.3V	--	1.25	--	V
	Recovery threshold	25°C@VDD=3.3V	--	1.2	--	V
V _{UVF}	Protection threshold	25°C@VDD=3.3V	--	1.25	--	V
	Recovery threshold	25°C@VDD=3.3V	--	1.2	--	V

Electrical Characteristics

EC at T = -40°C to +85°C, VDD = 2.3V to 5.5V

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		2.3	3.3	5.5	V
T _A	Operating Temperature		-40	25	85	°C
C _{VDD}	Capacitor Value at VDD		--	0.1	--	μF
I _{IH}	HIGH-Level Input Current	Logic Input PINs; V _{IN} = VDD	-1.0	--	1.0	μA
I _{IL}	LOW-Level Input Current	Logic Input PINs; V _{IN} = 0V	-1.0	--	1.0	μA

IO PIN						
V_{IH}	HIGH-Level Input Voltage	Logic Input with Schmitt Trigger, at VDD=2.5V	0.8*VDD	--	--	V
		Logic Input with Schmitt Trigger, at VDD=3.3V	0.8*VDD	--	--	V
		Logic Input with Schmitt Trigger, at VDD=5.0V	0.8*VDD	--	--	V
		Logic Input without Schmitt Trigger, at VDD=2.5V	0.7*VDD	--	--	V
		Logic Input without Schmitt Trigger, at VDD=3.3V	0.7*VDD	--	--	V
		Logic Input without Schmitt Trigger, at VDD=5.0V	0.7*VDD	--	--	V
		Low Voltage Input, at VDD=2.5V	0.82	--	--	V
		Low Voltage Input, at VDD=3.3V	0.92	--	--	V
		Low Voltage Input, at VDD=5.0V	1.00	--	--	V
V_{IL}	LOW-Level Input Voltage	Logic Input with Schmitt Trigger, at VDD=2.5V	--	--	0.2*VDD	V
		Logic Input with Schmitt Trigger, at VDD=3.3V	--	--	0.2*VDD	V
		Logic Input with Schmitt Trigger, at VDD=5.0V	--	--	0.2*VDD	V
		Logic Input without Schmitt Trigger, at VDD=2.5V	--	--	0.3*VDD	V
		Logic Input without Schmitt Trigger, at VDD=3.3V	--	--	0.3*VDD	V
		Logic Input without Schmitt Trigger, at VDD=5.0V	--	--	0.3*VDD	V

LSS10025T

Timing control and protections



		Low Voltage Input, at VDD=2.5V	--	--	0.68	V
		Low Voltage Input, at VDD=3.3V	--	--	0.75	V
		Low Voltage Input, at VDD=5.0V	--	--	0.85	V
V _{HYS}	Schmitt Trigger Hysteresis Voltage	Logic Input with Schmitt Trigger, at VDD=2.5V	--	0.42	--	V
		Logic Input with Schmitt Trigger, at VDD=3.3V	--	0.45	--	V
		Logic Input with Schmitt Trigger, at VDD=5V	--	0.54	--	V
I _{LKG}	Input leakage (Absolute Value)		--	1	1000	nA
V _{OH}	HIGH-Level Output Voltage	Push Pull, 1x Drive I _{OH} = 1mA, at VDD=2.5 V	2.02	--	--	V
		Push Pull, 1x Drive I _{OH} = 3mA, at VDD=3.3 V	2.60	--	--	V
		Push Pull, 1x Drive I _{OH} = 5mA, at VDD=5.0 V	4.04	--	--	V
		Push Pull, 2x Drive I _{OH} = 1mA, at VDD=2.5 V	2.10	--	--	V
		Push Pull, 2x Drive I _{OH} = 3mA, at VDD=3.3 V	2.80	--	--	V
		Push Pull, 2x Drive I _{OH} = 5mA, at VDD=5.0 V	4.20	--	--	V
V _{OL}	LOW-Level Output Voltage	Push Pull, 1x Drive I _{OL} = 1mA, at VDD=2.5 V	--	--	0.11	V
		Push Pull, 1x Drive I _{OL} = 3mA, at VDD=3.3 V	--	--	0.25	V
		Push Pull, 1x Drive I _{OL} = 5mA, at VDD=5.0 V	--	--	0.29	V
		Push Pull, 2x Drive I _{OL} = 1mA, at VDD=2.5 V	--	--	0.06	V
		Push Pull, 2x Drive I _{OL} = 3mA, at VDD=3.3 V	--	--	0.22	V
		Push Pull, 2x Drive I _{OL} = 5mA, at VDD=5.0 V	--	--	0.21	V
		Open Drain, 1x Drive I _{OL} = 1mA, at VDD=2.5 V	--	--	0.077	V

LSS10025T

Timing control and protections



		Open Drain, 1x Drive $I_{OL} = 3\text{mA}$, at $V_{DD}=3.3\text{ V}$	--	--	0.12	V
		Open Drain, 1x Drive $I_{OL} = 3\text{mA}$, at $V_{DD}=5.0\text{ V}$	--	--	0.15	V
		Open Drain, 2x Drive $I_{OL} = 1\text{mA}$, at $V_{DD}=2.5\text{ V}$	--	--	0.075	V
		Open Drain, 2x Drive $I_{OL} = 3\text{mA}$, at $V_{DD}=3.3\text{ V}$	--	--	0.089	V
		Open Drain, 2x Drive $I_{OL} = 3\text{mA}$, at $V_{DD}=5.0\text{ V}$	--	--	0.114	V
I_{OH}	HIGH-Level Output Pulse Current (see Note)	Push Pull, $V_{OH} = V_{DD}-0.2\text{ V}$, 1X Driver, at $V_{DD}=2.5\text{ V}$	1.37	--	--	mA
		Push Pull, $V_{OH} = 2.4\text{ V}$, 1X Driver, at $V_{DD}=3.3\text{ V}$	5	--	--	mA
		Push Pull, $V_{OH} = 2.4\text{ V}$, 1X Driver, at $V_{DD}=5.0\text{ V}$	19	--	--	mA
		Push Pull, $V_{OH} = V_{DD}-0.2\text{ V}$, 2X Driver, at $V_{DD}=2.5\text{ V}$	2.74	--	--	mA
		Push Pull, $V_{OH} = 2.4\text{ V}$, 2X Driver, at $V_{DD}=3.3\text{ V}$	10	--	--	mA
		Push Pull, $V_{OH} = 2.4\text{ V}$, 2X Driver, at $V_{DD}=5.0\text{ V}$	38	--	--	mA
I_{OL}	LOW-Level Output Pulse Current (see Note)	Push Pull, $V_{OL} = 0.15\text{ V}$, 1X Driver, at $V_{DD}=2.5\text{ V}$	1.61	--	--	mA
		Push Pull, $V_{OL} = 0.4\text{ V}$, 1X Driver, at $V_{DD}=3.3\text{ V}$	5	--	--	mA
		Push Pull, $V_{OL} = 0.4\text{ V}$, 1X Driver, at $V_{DD}=5.0\text{ V}$	7	--	--	mA
		Push Pull, $V_{OL} = 0.15\text{ V}$, 2X Driver, at $V_{DD}=2.5\text{ V}$	3.22	--	--	mA
		Push Pull, $V_{OL} = 0.4\text{ V}$, 2X Driver, at $V_{DD}=3.3\text{ V}$	10	--	--	mA
		Push Pull, $V_{OL} = 0.4\text{ V}$, 2X Driver, at $V_{DD}=5.0\text{ V}$	14	--	--	mA
		Open Drain, $V_{OL} = 0.15\text{ V}$, 1X Driver, at $V_{DD}=2.5\text{ V}$	4.9	--	--	mA
		Open Drain, $V_{OL} = 0.4\text{ V}$, 1X Driver, at $V_{DD}=3.3\text{ V}$	15	--	--	mA
		Open Drain, $V_{OL} = 0.4\text{ V}$, 1X Driver, at $V_{DD}=5.0\text{ V}$	21	--	--	mA

LSS10025T

Timing control and protections




		Open Drain, V _{OL} = 0.15 V, 2X Driver, at VDD=2.5 V	9.8	--	--	mA
		Open Drain, V _{OL} = 0.4 V, 2X Driver, at VDD=3.3 V	30	--	--	mA
		Open Drain, V _{OL} = 0.4 V, 2X Driver, at VDD=5.0 V	42	--	--	mA
ACMPH Specifications						
V _{ACMP}	ACMP Input Voltage Range	Positive Input	0	--	VDD	V
		Negative Input	0	--	1.23	V
V _{offset}	ACMP Input Offset		-5	2	5	mV
Input Buffer	Bandwidth		--	500	--	KHz
	Offset		-9.6	4.8	9.6	mV
	Power Consumption		--	2	--	
t _{start}	ACMP Startup Time when BG ON	ACMP Power-On delay, Minimal required wake time for the "Wake and Sleep function", for ACMPxH	--	29	--	uS
	ACMP Startup Time when BG Off		--	1	--	mS
R _{sin}	Series Input Resistance	Gain = 1/2	1.2	1.34	1.48	MΩ
		Gain = 1/5	1.2	1.34	1.48	MΩ
PROP	Propagation Delay, Response Time	Overdrive = 50 mV	--	0.318	0.402	uS
G	Gain	G=1/2	0.4943	0.5	0.5057	
		G=1/5	0.1980	0.2	0.2019	
V _{ref}	Internal V _{ref} error, V _{ref} =0 to1.23V	T=25°C	--	5	--	mV
		T=-40°C to+85°C	-1.5%	--	1.5%	Fs
Power Consumption		Internal V _{ref} Without Input Buffer	--	10	--	uA
ACMPL Specifications						
V _{ACMP}	ACMP Input Voltage Range	Positive Input	0	--	VDD	V
		Negative Input	0	--	1.23	V
V _{offset}	ACMP Input Offset	--	-5	2	5	mV
t _{start}	ACMP Startup Time when BG ON	ACMP Power-On delay, Minimal required wake time for the "Wake and Sleep function", for ACMPxL	--	108	--	uS
	ACMP Startup Time when BG Off		--	1	--	mS
R _{sin}	Series Input Resistance	Gain = 1/2 (ACMP- = 0.6V)	1.2	1.34	1.48	MΩ
		Gain = 1/5 (ACMP- = 1.1V)	1.2	1.34	1.48	MΩ

LSS10025T


Timing control and protections

PROP	Propagation Delay, Response Time	Overdrive = 50 mV	--	6.47 7	8.159	uS
G	Gain	G=1/2 (ACMP- = 0.6V)	0.4968	0.5	0.5032	
		G=1/5 (ACMP- = 1.1V)	0.1975	0.2	0.2025	
Vref	Internal Vref error, Vref=0 to1.23V	T=25°C	--	5	--	mV
		T=-40°C to +85°C	-1.5%	--	1.5%	Fs
Power Consumption		Internal Vref	--	4.2	--	uA
Note: DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.						



Package Top Marking



Package Drawing and Dimensions



Recommended Land Pattern




Unit: mm

Tape and Reel Information

Package Type	Num of Pins	Package Size [mm]	Units/package		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			SPQ	1 Box		Pockets	Length [mm]	Pockets	Length [mm]		
QFN 14L 1.6x2.0 mm	14	1.6x2.0x0.55	3000	3000	178/54	30	120	140	560	8	4

Carrier Tape Drawing and Dimensions



A0	Dimension designed to accommodate the component width	1.76mm
B0	Dimension designed to accommodate the component length	2.16mm
K0	Dimension designed to accommodate the component thickness	0.73mm
W	Overall width of the carrier tape	8.00mm
W1	Reel Width	9.50mm
P0	Pitch between Index Hole Pitch	4.00mm
P1	Pitch between successive cavity centers	4.00mm

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020